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MATERIAL GROWTH AND CHARACTERIZATION
FOR SOLID STATE DEVICES
SUMMARY
During the reporting period, InGaAs was grown on Fe-doped (semi-insulating)
(100) InP substrates by CCLPE at 640°C and current densities of 2.5A/cm 2 to
5A/cm 2
 for periods from 5 to 30 minutes. 	 Special efforts were made to
reduce the background carrier concentration in the grown layers as much as
possible.	 The best layers exhibited carrier concentrations in the mid-1015 cm-3
range and up to 10,900 cm 2 /V-sec room temperature mobility. InGaAsP quaternary
layers of energy gap corresponding to wavelengths of =1.51m and 1.31im were
grown on (100) InP substrates by CCLPE.	 In the device fabrication area, work
was directed toward processing MISFET's using InGaAs. SiO 2 , Si 3N4 and At203
were deposited by ion beam sputtering, electron beam evaporation and chemical
vapor reactic,n on Si, GaAs, and InGaAs substrates. SiO 2
 and Si 3N4 sputtered
layers were found to possess a high density of pinhole defects that precluded
capacitance-voltage analysis.
	 CVD-deposited At 2 0 3
 laye. rs on Si, GaAs and
InGaAs substrates also exhibited a large number of pinhole defects. This
prevented achieving good MIS devices over most of the substrate surface area.
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MATERIAL GROWTH AND CHARACTERIZATION
FOR SOLID STATE DEVICES
T n+rnriiir+i nn
The main research objectives for the period of the grant (October 1, 1982
to November 30, 1983) were:
(a) Growth and characterization of InGaAs and InGaAs?,
lattice matched to InP, by current controlled LPE (CCLPE)
(b) Study of methods of depositing insulating materials such as
AR 2 0 3 , Si0 2 and Si 3 N 4 on InGaAs for device structures and
(c) Growth of multilayers of InP, InGaAs and InGaAsP by CCLPE
for fabrication of devices.
During the reporting period objectives (a) and (b) were mainly pursued
A new system specifically designed to be used for the growth of multilayers,
has presented problems that have caused a delay in the pursuance of tas,. (c).
In what follows results primarily on objectives (a) and (b) will be presented.
A.	 Growth and Characterization of InGaAs
InGaAs was grown on Fe-doped (100) InP substrates by CCLPE at 640°C and
current densities of 2.5A/cm 2
 to 5 A/cm 2
 for periods from 5 to 30 minutes. The
experimental apparatus and procedure have been described previously l . The InGaAs
epilayers were characterized for surface morphology and epilayer uniformity,
electrical characterization using Hall measurements at 300K and 11K temperatures,
and room temperature photoluminescence measurements.
	 To protect the substrate
surface from degradation during melt bakeout a remote loading technique was
utilized.	 The lattice mismatch between the epilayer and substrate was determined
2by Y,-ray measurements and found to vary from -0.04% to -0.12% 1 . The growth
velocity of the In GaAs layers was determined to be 0.061im/A-min at 640°C. The
carrier concentration and carrier mobility of the epilayers were determined by
Hall measurements.	 The best samples had background carrier concentrations in
the mid -10 15 cm -3 range and room temperature mobilities up to 10,900 cm 2 /V-sec 1 .
The energy gap of the grown layers was determined by photoluminescence measure-
ments and varied between 0.74 and 0.75eV1.
B.	 Growth and Characterization of InGaAsP
The growth of quaternary layers by current controlled liquid phase epitaxy
(CCLPE) has been carried out in a horizontal slider boat system described in detail
elsewhere l .	 Quaternary layers of energy gaps corresponding to the wavelengths
of ,, 1.51im and ti 1.31im have been grown by this technique. They will be referred
to as A-and B-epilayers, respectively,in the report for simplicity.
The growth melt consisted of 6M pure In, undoped InP, undoped GaAs and InAs.
The weights of these components are based on the liquidus composition reported by
Hsieh 2 . However, it is found necessary to add GaAs in slight excess to the reported
values, for the growth of quaternary layers by the CCLPE technique. InP was also
added in excess to minimize any variation in the liquidus temperature or the melt
due to the loss o f P by evaporation.
Initially In, GaAs and InAs were baked For approximately 12 hours in a hydrogen
ambient followed by another 12 hours after the addition of excess InP. It was
ensured that there was no temperature overshooting either during baking or
saturation period, thus eliminating the possibility o f any supersaturation during
the growth cycle. <100>-oriented InP wafers 16 mil thick and of area 0.6 x 0.6 cm
were used as substrates. 	 In a typical growth run, the melt was saturated for
,, 14-16 hours at the growth temperature ( ,,647°C).	 The thermal degradation of
the substrate was minimized by sliding the substrate underneath the basket
cDntair.ing an In-Sn-P melt. 	 The CCLPE growth was accomplished by passing a
do current across the substrate-melt interface and advancing the back-contact melt
to establish electrical contact.
3(JI
Nomarski phase contrast microscopy has been used to examine the surface
morphology and thickness profile. Some layers were terraced, being more pro-
nounced at higher current densities as indicated in Figs. 1 and 2. Lateral edge
growth, often twice the thickness of the epilayer, has been observed in A-layer:.
Further, the area over which the layer is uniform, decreased with increase in
layer thickness. No such edge growth has been observed in B-layers. However,
the roughness of the B-layers increased with thickness. We believe that this
may be due to a depletion of solutes at the interface. The thickness of
epilayers characterized in the work were typically in the range of 1.4 - 5.Oum
and 1.4 - 3.Oum for A- and B-layers, respectively.
Figures 3 and 4 indicate the linear dependence of current density on the
growth rate. The thickness of the A-layers corresponds to that measured in the
middle of the substrate, neglecting the edge growth. In the absence of current,
spotty growth was obtained for A-layers, while no growth was observed for B-layers.
These observations confirm t h at the quaternary layer growth was current controlled.
Figure 5 indicates the variation in the growth rate of the epilayers at a
current density of 10A/cm 2
 over the entire composition range from InO.53GaO.47As
to InP	 (the composition
photoluminescence spectra
results with the reported
reported in the literatur
It may be observed that ,
strongly dependent on the
of the quaternary layers is an estimation based on our
discussed in detail later).	 In order to compare our
values of growth rate by conventional LPE, the data
e for step-cooling techniquesare also plotted in Fig.5.
unlike in the case of CCLPE, the growth rate is not as
composition.
Photoluminiscence spectra have been taken for quaternary layers at room
temperature. A systematic shift in the photoluminescence peak from 1.541jm to 1.4gum
has been observed for A-layers when the same melt is used for a number of growth
runs, indicating a change in the composition of the epilayer. However, for
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Figure 1. Nomarski contrast photomicrograph of 1.7yim
thick quaternary layer, grown with a current
density of 2.8A/cm 2
 for 25 minutes.
U
100 UM
Figure 2. Pho tomicrograph of a 2.2 Wm thick quaternary layer,
grown with a current density of 14
.9A/cm2
 for7 minutes.
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8B-layers, a maximum shi ft of -16A from 1.3261im to 1.310j,m has been observed using
the same melt.
C.	 Processing for MISFET Devices
The goal of this task is to fabricate elementary insulated gate field effect
transistors (MISFET's) using the CCLPE InaaAs material and techniques which can
be accommodated in this laboratory.	 The interfacial properties of the semiconductor-
insulator system are the primary factor in the choice of the insulator materials.
These interface properties may also be significantly altered by the insulator
deposition technique.	 Certainly, thermally grown SiO 2 on Si would be the standard
for comparison of other systems.
A variety of materials for eventual application as gate insulators were investi-
gated.	 The results of several deposition techniques are discussed here. The
ultimate requirement, for a 1 4ISFET device, is a gate insulator which presents a stable
interface with the semiconductor such that inversion and accumulation of the surface
can be achieved.	 The capacitance-voltage characteristic should not exhibit
hysteresis looping or an excessive flatband voltage shift.
The three insulator materials studied were SiO 2 , Si 3N 4 , and At 2 0 3' These
were deposited by ion beam sputtering, electron beam evaporation and chemical
vapor reaction. Silicon, naAs, and CCLPE GaInAs were used as substrates.
Silicon dioxide
A quartz target was used in the ion beam sputtering system
with the substrate at room temperature.
	
Al —,A num gated MIS
capacitors were formed by evaporation of At through a dot mask.
For both the Si and GaAs substrates, the capacitors were found to
be short circuited to the substrate. Probes pressed on the SiO2
sur face, on the other hand, did not exhibit observable leakage
currents on 21 	 curve tracer. This, it was assumed that
the sputtered SiO2
 layers had a high density of pinhole defects.
J
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Silicon nitride
Again, the ion beam sputtering system was used to deposit
Si 3N 4 from a pressed target.	 The deposition conditions are
described in Appendix A, and in the Semi-Annual Report 1 . Ir
general, the pinhole difficulty was encountered with these
sputtered layers on GaAs and GaInAs. 	 Some At-Si 3N4-nSi capacitors
were achieved, but the capacitance was essentially constant over
a t20 volt bias range.
Aluminum oxide
This insulator has been used to form MIS capacitors and FET
devices on Si, GaAs, InP, GaInAs and InGaAsP. The ieposi±ion
techniques include electron beam evaporation, chemical vapor
deposition (CVD) and anodic oxidation. 	 Table I indicates some
literature references for this material.
The InP FET's 3,4 exhibited a slow drift in the drain current. This
drift is caused mainly by trapping centers in the native oxide on the InP prior
to the At 20 3 deposition.	 By performing an in situ vapor etching with HC1, the
density of surface states was reduced 11, 12 	 The aluminum oxide was deposited
by the pyrolytic decomposition of aluminum isopropoxide.
In this present work aluminum oxide was deposited by electron beam
evaporation using a sapphire boule source, and by the pyrolytic decom,
	 ition
of AQ(OC 3 H
7
) 3
 vapor in argon.	 The 
A9203 
was evaporated o', to Si, GaAs and
InGaAs substrates.	 With At capacitor electrodes the l= aAs and InGaAs samples
exhibited short circuiting pinhole defects. 	 The one successful AZ-gated
nGaAs capacitor possessed a
	 relatively constant 1MHz capacitance over a
20 volt bias range.	 The AR-nSi capacitors exhibited a typical high frequency
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C-V characteristic with a hysteresis loop about 6 volts wide. These results are
presented in Appendix A. Since a system for performing low frequency capacitance
measurements was not available, the existence of an inversion regime could not
be demonstrated.	 Annealing the Si capacitors at 350°C in nitrogen, reduced
the width of the hysteresis loop to about 3 volts.
The previously indicated reports of MIS ca pacitors and FET's formed on InP
by the chemical vapor deposition of At 2 0 3 prompted an interest in developing this
technique. The system employs a graphite susceptor heated by alight source
external to the reaction tube. 	 A diagram of the At 2 0 3 - CVD system is shown in
Fig. 6.	 The deposition occurs in the range of 300-400°C and the temperature
can be maintained quite constant in this range. 	 Argon has been used as the
carrier gas.	 The flow through the aluminum isopropoxide (AIP) bubbler is about
100 cm 3/min and the main argon flow is about 3 Vmin. 	 There is a problem
with the AIP vapor condensing on the tubing walls between the bubbler and the
susceptor. Heater tape has been used to attempt to alleviate this problem
but some portions of the path remain cool and continue to condense the vapor.
This results in an unpredictable AIP concentration at the substrate region. By
placing the susceptor closer to the inlet of the reactor tube, less condensation
loss occurs. However, if d  (see Fig. 6) becomes too small, the film thickness
uniformity suffers.
	 The thickness uniformity has been inferred by observing
the interference color distribution o' `he At 2 0 3
 layers deposited upon polished
1 cm  n-5i substrates.	 There is a c, ;iderable variation over the substrate
area, depending upon the location of the substrate on the susceptor, the susceptor
surface angle (Os
 in Fig. 6), the gas flow rates, and the temperature. The thick-
ness was characterized by etching holes in the At 2 0 3
 layer with a buffered HF
etch and scanning the surface with a stylus surface profiler (Tencor Alpha-Step).
Typical one hour grow* h= at 350°C yield an oxide thickness of approximately
3000A (50 A/min).
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The CVD-deposited layers also exhibited a large number of pinhole defects.
This again prevented achieving good MIS devices over most of the substrate surface
area. One non-leaky silicon MIS capacitor exhibited a very sluggish C-V hysteresis
loop, requiring several minutes to achieve equilibrium after small incremental
changes in gate voltage. 	 It is assumed that the pinhole defects are due to
particulate contamination of the substrate surface during deposition. 	 The
density of these defects, as observed with an optical microscope, varies areatly
from one deposition run to another. 	 There is a considerable deposition of
	 a
white powdery material (assumed to be A9, 2 0 3 ) on the reaction tube in the vicinity
of the susceptor and downstream from it.
	
This material may influence the
integrity of the deposited dielectric layer.
Once relatively pinhole-free layers can be achieved, then dielectric layers
will be deposited on GaAs, InP and InGaAs for the purpose of studying the C-V
behavior. This will require semiconductor layers with carrier concentrations in
the 10 16 cm - 3 range.	 It is also planned to incorporate some form of in situ
etching of the substrate surface oxides utilizing HC1 vapor and a hydrogen ambient,
as suggested in Refs. 11 and 12.
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METHODS OF DEPOSITING INSULATING FILMS
ON III-V SEMICONDUCTORS FOR DEVICE APPLICATIONS
Excerpts from a M.S.E.E. Thesis by
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METHODS OF DEPOSITING INSULATING FILMS
ON III-V SEMICONDUCTORS FOR DEVICE APPLICATIONS
By Anthony Jackson
(Dr. W. J. Collis, Advisor)
Present high speed digital processing requirement projections demand
signal processing of frequencies in excess of a few Giga-Hz or more, which
seems to surpass that which is achievable on silicon devices. 	 Thus
III-V compound semiconductors with their high electron mobility, low
impurity diffusivity and large high field velocity have attracted consider-
able attention as candidates for future electronic devices used in memory,
logic, microwave, etc., applications.
In this thesis, methods of depositing insulating films on GaAs and
InGaAs substrates are investigated.	 Silicon substrates were also used
for comparative purposes.
	 The methods employed and the insulators used
were:	 sputtering of silicon nitride (Si 3N4 ), electron beam evaporation
of aluminum oxide (At 20 3 ), and wet chemical anodization of native oxides.
Aluminum electrodes were evaporated onto .the surface of the insulators
to form MIS capacitors.	 High frequency capacitance-voltage (C-V)
measurement were used to characterize the electrical properties of the
insulators.
Also, the development and initial testing of a system for a pyrolytic
deposition of At 20 3 was performed.
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lCHAPTER III
EXPERIMENTAL PROCEDURE
To keep the density of interface states low it is important to
prepare the insulating film at a low temperature because of the volatility
of some elements in III-V semiconductors.
	
An inert atmosphere is
also beneficial to protect the surface from any undesirable reactions.
In this chapter we discuss silicon nitride (Si 3 N4 ) films deposited by
reactive and non-reactive ion beam sputtering, aluminum oxide (At 203)
films by electron beam evaporation, native oxide films by anodic
/	 oxidation, and the development of a system for the deposition of At203
by a pyrolytic deposition process.
Silicon Nitride (Si 3 N4 ) Deposition
Deposition of Si 3N 4
 layers was accomplished by low energy ion beam
sputtering using a 7.5cm diameter silicon nitride target (99.9% pure)
and a 5cm diameter beam of argon ions neutralized with electrons from
a hot wire filament. 	 The silicon nitride target was pre-sputtered
with the substrated covered by a shutter.
	 This step cleans the target
surface in order to minimize the impurities in the deposited insulator
film.	 The resulting Si 3N 4
 films were formed on substrates held at
room temperature.
	 Some details of the ion beam sputtering unit are
described below.
W
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A schematic diagram of the ion beam sputtering unit is shown in
Figure 3.1.	 Ions are produced in the discharge chamber when electrons
accelerated from a hot cathode collide with neutral atoms of the gas in
use and establish the basic plasma. 	 This plasma is confined within
the volume enclosed by the cylindrical anode, the rear cathode filament
and the front cathode grid. 	 The positive ions are accelerated out of
the gun by applying a voltage that biases the plasma positively with
respect to the grounded vacuum chamber. 	 To enhance the ionization
process, a weak magnetic field is established with longitudinal flux
lines.	 The ionized beam after emerging from the gun passes the
neutralizing filament. This entrains electrons with the beam to the
extent necessary for charge neutrality.
The beam energy can be varied by changing the internal voltages.
The beam intensity (current density) can be varied by adjusting the
cathode current and the magnetic field. The typical ion beam current
density used in this investigation was 1.5mA/cm2 at a beam energy of
1000eV.	 Prior to sputtering, the sputter chamber was evacuated to
about 3 x 10
-6 Torr using a CTI cryopump. To enhance the deposition
of the silicon nitride, high purity (99.99% pure) nitrogen gas was
introduced into the chamber th rough a needle valve.
	
The sputter
00deposition rate varied from 27.2 7 A/min to 33.75 A/min depending on the
gas pressure in the sputtering chamber.
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	 A schematic diagram of the ion beam sputtering
system.
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Figure 3.2.	 Electron beam eva p oration system.
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Sample Preparation
The semiconductor samples used in this investigation were n-type
Si, GaAs, and epitaxially grown InGaAs on InP. Ohmic contacts to the
GaAs and InGaAs were formed by sputtering Au-Ge and ein overlay of Pd;
except in one case of a n-GaAs sample where the overlay was Ni.
Sputtering of the ohmic contact material was chosen over evaporation
4	 because it was more economical in the use of the precious metals. This
i
was true for all samples except the one with the Ni overlay, where the
ohmic contact was evaporated. 	 These contacts were alloyed at 450°C
for one minute in flowing hydrogen before insulator deposition.
	
The
current voltage (I-V) characteristics of these contacts appearej to be
`	 linear, although no measurement of the contact resistance was performed.
The usual cleaning and/or etching steps, as described in Appendix A,
r
were used before any process where an unintentional oxide layer or
grease could cause undesirable contamination of the samples.
The thickness of the insulating layer was obtained by measuring
E
the thickness of a step on a glass slide which was formed during
insulator deposition with a Tencor surface profiler.
Aluminum Oxide (At 20 3 ) Deposition
The deposition of aluminum oxide films was accomplished by electron
beam evaporation of a sapphire ooule.
	 A photograph of the electron beam
evaporation system used in our laboratory is shown in Fiaure 3.2. Before
a
C
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evaporation, the pressure in the chamber was about 5 x 10 -7 Torr . The
O
deposition rate was 5 - 10 A/sec, and the substrates were held at room
temperature.
Sample Preparation
Again, all samp les prepared using this aluminum oxide insulator
were n-type. Si, GaAs, and InGaAs were used as the substrate materials.
Ohmic contacts (Au-Ge/Pd) were applied and alloyed as previously described
for the silicon nitride samples. 	 The samples were cleaned in organic
solvents before evaporation.
Anodic Oxidation
This process was initially employed as an attempt to seal pinholes
in a sample that had a leaky Si 3N4 layer.	 The experimental setup
employed for the anodization of GaAs is kept simple, because the aim
is the development of a reliable, easily re p roducible technique.	 The
setup is shown in Figure 3.3.	 Pyrex glassware and a cathode of a
platinum plate (2.5 x 5.0 cm) were used. 	 The samples were attached to
a pair o. tweezers, which were also used to make electrical contact
to the back surfaces of the samples.	 It was necessary to use a black
wax to cover the back surface and edges that would be submerged in the
electrolyte, and to isolate the region where the tweezers are in contact
with the front surface. The generally small sam ple (Figure 3.3 is not
to scale, the sample surface area being 15mm 2 ) was submerged into the
electrolyte as far as possible such that the electrolyte did not rise
above the wax.	 For illumination of the samples during anodization, a
J'
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Figure 3.3.	 Experimental setup for anodic oxidation.
jop
Figure 3.4.
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collimated light source was used which was a microscope illuminator
lamp with a tungsten bulb.
The circuit for anodization is a sim p le one in which the electrodes
are connected to a variable d-c constant current source.
	 External
circuit conditions are specified by the short-circuit current density
i s = I s/As
 where I s
 is the source current and A s
 is the area to be
anodized. Anodization was performed for a fixed time of 15 minutes and
fixed circuit conditon of i s = 1mA/cm2 and Vmax = 100 Volts.
The electrolyte was a 3% aqueous solution of tartaric acid, which
was buffered by NH4OH to obtain a pH value of approximately 6.2, and
ethylene glycol. The mixing ratio of the electrolyte was 1:2 by volume,
acid solution (or water) to glycol.
Sample Preparation
	
There were two samples used in anodic oxide process, both were
	 }
n-type GaAs and had backside ohmic contacts as previously described.
One of the samples was a cleaved piece of n-GaAs that had previously
been subjected to the silicon nitride de position process. I-V measurements
and observation under the microscope proved the insulator was leaky and
had a high density of pinholes. Thus, the AZ dots were removed, as
described in Appendix A, and the sample was anodized in an attempt to
produce a more stable insulator for a MIS device.
	 A sketch of a sample,
with black wax on front and back, ready for anodization is shown in
t•
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	(a)
	
(b)
	
Figure 3.4.	 Sample with wax masking, ready for anodic oxidation.
(a)	 Front surface.
	 (b)	 Back surface.
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MIS Structures
In order to understand the bulk and interfacial properties of the
insulating films, MIS ca pacitance structures were fabricated on all the
samples.	 Circular aluminum electrodes, with an area of 5.88 x 10-4
	
cm2
r
and approximately 3000 A thick, were evaporated through a metal mask
onto the insulators.
	 The samples were placed onto a probe station
s
where the back contact was the flat metal ')ase plate.
	 The adjustable
metal probe could be brought into contact with any aluminum dot by means
4
of a manipulator. Current-voltage (I-V) measurements were made using a
Tektronix 576 curve tracer. The I-V characteristics were primarily used
to determine if ohmic contacts were indeed "ohmic" and if the deposited
insulators were leaky.	 If the I-V characteristics showed bad ohmicC
contacts or leaky insulators, capacitance-voltage measurements were not
performed on the sample.
	 This was the case in many of our samples.
Capacitance-voltage (C-V ) measurements at a frequency of 1MHz were
obtained using a MDC Automatic Doping Profiler in the C-V mode.
Appendix B g ives an overview of the high frequency C-V measurements.
All measurements were verformed at room temperature.
The MIS structures of which stable C-V curves were obtained were
annealed at 350°C for 1 hour in flowin g N 2 .	 These devices were then
polarized by applying a do voltage between the metal and the substrate
at an elevated temperature of 125°C for a period of 1 hour. 	 The latter
process was intended to determine the effect of mobile ion transport
in the insulator 34
l
1 .I
(9
I (
C
`	 w
49
System for Pyrolytic Deposition
of AR203
The system for the pyrolytic deposition of Ak 20 3 was designed.
The apparatus was similar to that used by other investigators 9.16,
A diagram of the system is shown in Figure 3.5. 	 A quartz tube, with
a graphite susceptor as the substrate holder, will serve as the
deposition chamber.	 Initially, in order to achieve the estimated
350°C deposition temperature, a 600 watt quartz lamp Sun Gun was used
to heat the susceptor. The temperature was measured with a chromel-
alumel thermocouple, with the junction inside the susceptor. Alumina
lapping compound was used in the thermocouple well to insure good thermal
contact between the junction and the susceptor. 	 In achieving the
desired temperature the quartz lamp was near 100% of its intensity.
Therefore, a pair of 500 watt quartz filament lamps, from the electron
beam evaporation system, were utilized to heat the susceptor.
	 A Research
Inc., temperature controller was used to control the susceptor temper°ature.
The experii;ental circuit . for the controller is shown in Figure 3.6.
Another chromel-alumel thermocouple was inserted into the susceptor to
monitor the temperature versus time response of the heated susceptor on
a chart recorder. 	 Aluminum isooroxide (melting point 118°C), maintained
in a pyrex bubbler at a temperature of 125°C, will provide the source
vapor. It will be transported to the reaction zone with a hydrogen
carrier gas where it will pyrolyze to form AZ203.
i
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Figure 3.5.	 Schematic of apparatus to be used for pyrolytic deposition
of AZ  0 3
 films:	 A - dry H 2 ; B - dry N 2
 or 02;
C - flowmeters; D - constant temperature bath;
E - AZ (OC 3H
7
) 3 ;	 F - deposition chamber; G - quartz
lamps; H - susceptor; I - oil bubbler; J - exhaust.
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Figure 3.6.
	 Circuit diagram for temperature controller experiment.
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Gold Electroplating
Gold (Au) plating was performed on one sample of n-GaAs which
had previously been subjected to the Si 3N4 deposition process.
	
The
sample, observed under a microscope, appeared to have a high density of
pinholes in the insulator.	 Therefore it was believed that Au plating
could be used to decorate the pinholes.
The experimental setup for the Au plating is identical to that of
the anodic oxidation process, except the electrolyte is liquid Au and the
cathode is a stainless steel wire.
The sample preparation for Au-plating is identical to that of
anodic oxidation.
U+ ii
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CHAPTER IV
RESULTS AND DISCUSSION
O
The silicon nitride deposition resulted in layers from 1300A to
O
1200A thick. The film color varied from metallic brown to light tan
for the thinnest layer. A color comparison is given in Table IV-1 for
silicon nitride and silicon dioxide films as a function of film thickness.
The I-V characteristics of the n-GaAs MIS structures indicated conducting
Si 3N4 layers.
	 A typical I-V curve is shown in Figure 4.1. In contrast,
the I-V characteristics of the n-Si MIS structures exhibited good insulating
layers.	 These dielectric layers exhibited a breakdown electric field
K	 of 6 x 10 6 V/cm, the calculated dielectric constant was 16.14 using an
insulator capacitance measurement of 42 pf. 	 However, the C-V character-
istic did not exhibit any variation in capacitance over the bias range
(+ 20 V to - 20 V).	 This Si sample was annealed at 350°C for one hour in
flowing N., but this did not seem to improve its C-V behavior.
The attempt to decorate the pinholes of one of the leaky Si 3N4
 samples
was successful. Figure 4.2 shows a p hotomicrograph of one of the GaAs
MIS structures after two minutes of gold electroplating. 	 No further
testing was performed on this sample because of the highly visible
pinhole defects still present on the surface. Another GaAs sample with
a leaky Si 3 N4 layer was anodically oxidized in an attempt to seal the
pinholes observed on its surface.
	 Again this process was successful,
however,it seems to damage the Si 3N 4 layer even more.!(_
OC
53
^P^
OF Poo
	
.l  
1JAQ
TABLE IV-1.	 COLOR COMPARISON OF S10 2 AND Si 3N4 FILMS [171.
Order	 Color	 SiO2 Thi.cl.ness Range 
	 Si3N4 Thickness Range
(U m)	 (µ m)
I(
Silicon 0-0.027 0-0.020
Brown 0.027-0.053 0.020-0.040
Golden Brown 0.053-0.073 0.040-0.055
Red 0.073-0.097 0.055-0.073
Deep Blue 0.097-0.10 0.073-0.077
First Blue 0.10-0.12 0.077-0.093
Pale Blue 0.12-0.13 0.093-0.10
Very Pale Blue 0.13-0.15 0.10-0.11
Silicon 0.15-0.16 0.11-0.12
Light
	 Yellow 0.16-0.17 0.12-0.13
Yellow 0.17-0.20 0.13-0.15
Orange-Red 0.20-0.214 0.15-0.18
First Red 0.211-0.25 0.18-0.19
Dark Red 0.25-0.28 0.19-0.21
Second Blue 0.28-0.31 0.21-0.23
Blue-Green 0.31-0.33 0.23-0.25
Light Green 0.33-0.37 0.25-0.28
Orange-Yellow 0.3'-0.40 0.28-0.30
Second Red 0.40-0.44 0.30-0.33
a n(Si 3 ',' 4 )/n(Si0 2 ) = 1.97/1.48 = 1.33
0^^
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Figure 4.1.
	
Typical I-V characteristic of GaAs/Si 3N4 MIS structures.
Figure 4.2.	 Photo.iicrograph of a GaAs/Si 3N4 MIS structure after
two mi , , rtes of gold electroplating.
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The separate anodic oxidation of a GaAs sample also resulted in a
leaky i nsulator as ;p roven by I-V measurements. One peculiarity observed
in the I-V curve of the anodic oxide layer was that is resembled that
of an ideal p-n junction or Schottky barrier diode (Figure 4.3).
0
The aluminum oxide deposition resulted in layers from 1100; to
O
1600A thick.	 This insulator seemed to fair better than the two previously
described insulators, especially on the silicon substrates. However,
on both GaAs and In GaAs the insulator again proved leaky and we were
unable to obtain any conclusive C-V measurements, exce p t in one case
where a GaAs/At 203 MIS structure was stable.
	
However, this device's
high frequency curve showed only slight variation over the bias range
(Figure 4.4).	 Figures 4.5a and 4.5 bare examples of the high frequency
C-V curves of one of the Si-At 203 MIS structures before and after
annealin g for one hour at 350°C in flowing N 2 , res pectively.	 These
curves exhibit a lar ge hysteresis before treatment.
The hysteresis effect is due to electronic exchange by tunnelling
between the semiconductor and the traps in the insulator. 33	 The
density of these states can be estimated by using the expression 
_	 1	 _
N s	 q Ci (VFB1	 VFB2)	 (1)
where VF31 and VF62 are the flat-band voltaaes correspondin g
 to
positive and ne-ative ramp rates, respectively.
	 In order to determine
the flat-band voltages, preliminary calculation of the flat band
capacitance was carried out using a method described in Reference 17.
l
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Figure 4.3.
	 I-V characteristic of a GaAs/anodic oxide MIS
structure with At gate electrode.
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The flat band capacitance was 65pf and 73 of for MIS devices before and
after annealing respectively.
Before annealing, the density N s
 of states is typically about
5.74 x 10 12
 cm 2 eV - 1 .	 On annealing this value decreases to approximately
2.82 x 10 12cm-2eV-1 , which is very high for MIS devices.
	 Estimated
values of state density before and after annealing for three MIS devices
are listed in Table IV-2.
The results obtained from the polarization experiment seem to
indicate that there is not much mobile ionic charge present in these
insulating layers.	 As can be seen in Figure 4.S, there is not much
drift of the C-V curve under negative or positive bias condition.	 These
curves are compared to the ori g inal C-V curve Figure 4.5b.	 This result
C is expected since the AR 20 3 insulator yields i;ttle to the penetration
of alkali ions.
The design of the system for the pyrolytic deposition of AZ 0 3
 has
been completed.	 The two 500 watt quartz filament lamps provide adequate
reserve intensity to easily achieve susceptor tem peratures in the 300 -
400°C range. Since the temperature must be maintained over a period of
time, the choice helped preserve the lifetime of the lamps. Table IV-3
shows the results of Research Inc. temperature controller experiment.
These results proved that the control system is adequate for maintaining
a constant temperature in the susceptor.
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CHAPTER	 V
CONCLUSIONS AND RECOMMENDATIONS
Methods of depositing insulating films on III-V semiconductors
have been investigated. 	 A review of existin g literature concludes that
InGaAS is the material for future MIS devices. In our experiments the
rather expensive InGaAs material was not used in the Si 3N 4 deposition
process because of the poor quality of the insulator on the Si
and GaAs substrates.
The sputterin g of Si 3 N4 resulted in bad surface properties of
the insulator in the form of pinhole defects. These pinholes lead to
C.	 conduction through the insulating layer when the metal gate is applied.
These pinholes were decorated with a gold electro p lating technique.
Because of the poor insulating properties of the Si 3N 4 layer, no
difference could be observed between insulators deposited with N 2
 present
during deposition and those without N 2 present.
The evaporation of AZ 20 3 was successful on Si substrates.
	
The
insulator was leaky on both GaAs and InGaAs substrates, or exhibited only
a slight variation in capacitance over the bias range.
	 Continued
investigation into the surface properties of GaAs and InGaAs is necessary
to insure a leakage-free insulator deposition on these materials. The
Si/AZ 2 0 3 MIS structure's C-V curves exhibited very larqe hysteresis
before heat treatment. This hysteresis is probably due to a high density
of trap states in the insulator. 	 In all cases, annealing in nitrogen
0
r^
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reduces these states, and hence hysteresis, but their density is still
too high for MIS devices.
	 These trap states are probably due to a
native oxide layer present before insulator deposition. It is suggested
that work toward the elimination of this layer be investigated. 	 A
bromine-methanol etchant in place of the Caro etch is suggested as
a beginning for the III-V semiconductors.
Since the system has been designed and initial tests are completed,
MIS devices with pyrolytically deposited AZ 20 3 insulators can be
fabricated. This system can also be expanded to utilize the HCZ vapor
etching technique to eliminate the native oxide layer, therefore reducing
the interface states.
C
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APPENDIX A
ORGANIC CLEANING AND ETCHING PROCEDURES
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APPENDIX A
ORGANIC CLEANING AND ETCHING PROCEDURES
The general GaAs sample cleaning and etching steps are outlined
as foll
1)
2)
3)
*4)
*5)
*6)
*7)
ows:
Heat in trichloroethylene (TCE); using a Teflon
beaker for approximately 5 minutes.
Heat in acetone for 5 minutes.
Heat in methanol until ready for use.
Caro etch for 1 minute (2mZ H2O 2 /H 2O: 5mQ H2SO4).
Rinse in deionized water, soak for 20 min. (grows oxide).
Etch to remove oxide (50% HCZ: 50 13
 H20).
Store in methanol until ready for use.
* Denotes steps employed before evaporation.
Removal of aluminum electrodes (prior to anodic oxidation):
1) Cleaning steps 1-3.
2) Etch A2 in hydrochloric acid (HCZ) until dots are removed.
3) Rinse in methanol
4) Oven dry at 100°C for 20 minutes.
ty
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APPENDIX B
HIGH-FREQUENCY CAPACITANCE MEASUREMENTS [151
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APPENDIX B
HIGH-FREQUENCY CAPACITANCE MEASUREMENTS [151
Figure B.1 shows the circuit used in measuring the high-frequency
capacitance as a function of applied bias (C-V) of an MIS device. 	 The
capacitance is measured using a modified Boonton model 72-B solid state
capacitance meter.	 For capacitance measurements, the test-signal
frequency is 1MHz and its level is fixed at 15mV rms.	 This test voltage
is low enough so that any error introduced into the MIS C-V chara-^ter-
istics may be neglected.	 There is a series of capacitance ranges, the
smallest being 0-1pF full scale and the largest 0-3000 pF full scale, which
is sufficient to cover most MIS structures.
i
To plot the C-V characteristics of the sample the probe station is
connected to the capacitance meter using the plut-in with post connectors.
The capacitance meter should be zeroed with the probe just out of contact
with the sample.
	
With the probe in contact with the sample and the
recorder pen up, the hias voltage is increased to the desired maximum.
After the desired maximum is reached, the recorder pen is placed down
and the Reset-Sweep switch is moved to the Sweep position.
	 The C-V data
will then be plotted automatically.
Note that the capacitance of an excessively leaky sample, or one in
avalanche breakdown cannot be plotted.
E'
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Figure B.1.
	 Circuit diagram for making high-frequency
capacitance-voltage measurements.
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